





3/64
NS | S
Monitor | 86












F. 9










Fig. 13A




Fig. 12




Fig. 13B

J. Exception	Vector offset	Corresponding mode
Reset	0x00	Supervisor mode
Under	0x04	Monitor mode / Under
SWI	0x08	Supervisor mode Monitor make
Prefetch abort	0x0C	Abort mode Manitor mode
Data abort	0x10	Abort mode / Mon: for mack
IRQ / SIRQ	0x18	IRQ mode / Monitor made
FIQ	0x1C	FIQ mode Monitor made
CMI	Ox 20	Andervole Monta monte

F12.14

Peset	VMO
Tholes	VMI
SWI	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	JM6
SMI	VM7

Reset	V90
World	VSI
SWI	VS2
Prototch about	VS3
Data abort	754
TRa/SIRQ	VSS
FIQ	VS6
SMI	· · · · · · · · · · · · · · · · · · ·

Reiset	VNSØ
Wood	VNSI
SWI	VNS2
Protetely about	VN53
Data about	VNS4
IRQ/SIRQ	VNSS
FIQ	* VNS6
SMI	VN57

Fig. 15


CP15 Monitor Trap Mask Register


0	1	. \	1	1	0	
SMI	SWI	Protetch Abort	Oata Abort	IRQ	STRQ	FIQ

OR via translusive/external

1= Mon(S) 0 = NS

Fig. 16.









Fig. 19






FIGURE 21

17.164

Liber	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
User	R0	R0	R0	R0	R0	R0
R0	R1	R1	R1	R1	R1	R1
R1		R2	R2	R2	R2	R2
R2	R2	R3	R3	R3	R3	R3
R3	. R3	R4	R4	R4	R4	R4
R4	R4	R5	R5	R5	R5	R5
R5	R5	R6	R6	R6	R6	R6
R6	R6		R7	R7	R7	R7
R7	R7	R7	R8	R8	R8	R8 fig
R8	R8	R8	R9	R9	R9	R9 fig
R9	R9	R9	R10	R10	R10	R10 fig
R10	R10	R10		R11	R11	R11 fig
R11	R11	R11	R11	R12	R12	R12 fig
R12	R12	R12	R12	R13 und	R13_irq	R13 fig
R13	R13	R13 SVC	R13 abl	R14 und	R14 irg	R14 fig
R14	R14	TR14 sve	RT4_sbt		PC	PC PC
PC	PC	PC	PC	PC	1 FC	F O

Monitor
RO
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CDCD	CPSR	LCPSR	CPSR	CPSR	CPSR	CPSR
CPSR	CPSR	SPSR svc	SPSR_abt	SPSR und	SPSR_irq	SPSR_fiq
I .	1	31 317 310	0.0			

CPSR SPSR_mon

FIGURE 22






FIGURE 23



T-13. 24



F-13. 25







fig. 26










Fig. 30





Fig. 31

26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32

Mon: tor Non-secure I+2 hardler Resume | Stub Int] hadler Close Shub Int1 / hondler

Fig 33



F16.35




FIG. 36




FIG. 37







FIG. 38





F16.40



F16-41





FIG. 42









FIG. 44





F16.45




F16.46









PHYSICAL ADDRESS SPACE

FIG. 49




FIG SOA




FIG 508







FIG 51



F16 52





8.0




FIG 55






FIG 56



F16 57



Done by cache

FIG 58

	How to program?	How to enter?	Entry mode
Dieakponit inte	Debug TAP or	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor (¹)
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in	BKPT instruction must reach execution stage.	Halt/monito
Vector trap breakpoint	the code. Debug TAP	Program vector trap register and address matches.	Halt/monito
Watchpoint hits	Debug TAP or software (CP14) Program watchpoint register and/or context-ID register and comparison succeed with Instruction Address and CP15 Context ID (²).		Halt/monito
	Debug TAP	Halt instruction has been scanned in.	Halt
Internal debug request External debug request	Not applicable	EDBGRQ input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

(²): The cores have support for thread-aware breakpoints and watchpoints in order to column or enable secur debug on some particular threads.

Figure

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Function Table

D	CK	Q[n+1]
0		0
1		1
X	/	Q[n]

Logic Symbol




FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0		0
1	х	0	\	1
x	х	х	_	Q[n]
X	0	1		0
X	1	1		1

Logic Symbol




figure 63




FIGURE 64




Figure 65.




FIGURE 66 A




FIGURE 66B





Figure 67



CP14 bits in Debug and Status Control register		ontrol register	
Secure debug enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning
0	Х	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
	0	X	Debug in entire secure world is possible
1	i	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to. Debug is possible only in some particular threads. In
1	1	1	that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

Figure 69A

CP14 bits in Debug and Status Control register		meaning	
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	
0	X	х	No observable debug in entire secure world is possible. Trace module (ETM) must not trace internal core activity.
<u>. 100 (100 456) (100 466) (100</u>	0	X	Trace in entire secure world is possible
1	1	Ö	only
1	1	1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.

Figure 69B

	Program	Ve 6wy
	A	1 マウン
	ß	
,	A	トラ トラ トラ
	В	
		

Figure 70.

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits		secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	
Vector trap breakpoint		Disabled for secure data abort and secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (i) see information on vector trap register, :
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

(.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint gnored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (*) 2000
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpoint jenored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored
Internal debug request	Debug state in halt mode	request agnored
External debug request	Debug state in halt mode	requestignored : ***
Debug re-entry from system speed access	nor applicable 14.	notapplicable

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718